Enclosure not stated · 1 knob
DOD Phasor 201 or MXR Phase 45
Based on the DOD Phasor 201 or MXR Phase 45
Schematic
The schematic is the archived file. Open it at Experimentalists Anonymous, or browse its folder.
Parts list 25 rows
Report a wrong parseGot parts in a drawer? See what you can build with them.
| Ref | Value | Normalized | Type | Notes |
|---|---|---|---|---|
| Resistors 11 | ||||
| ×1 | 100 | 100 | DOD only, supply series; a short in the MXR; read from the schematic by eye | |
| ×1 | 100K | 100k | IC1a feedback; MXR 10k; read from the schematic by eye | |
| ×11 | 10k | 10k | both versions: input, four in the feedback chain, two feedback and two gate-network per JFET stage, two at the output mix; read from the schematic by eye | |
| ×1 | 220K | 220k | bias divider; MXR 30k; read from the schematic by eye | |
| ×1 | 22K | 22k | zener feed; MXR 10k; read from the schematic by eye | |
| ×3 | 470k | 470k | both versions: IC1a input bias and the two JFET gate resistors; read from the schematic by eye | |
| ×1 | 470K | 470k | LFO to trimpot; MXR 1M; read from the schematic by eye | |
| ×1 | 470K | 470k | output pulldown; MXR 150k; read from the schematic by eye | |
| ×1 | 3.9M | 3.9M | LFO output to JFET gates; read from the schematic by eye | |
| ×4 | 220K | 220k | LFO; MXR 150k; read from the schematic by eye | |
| ×1 | 10K | 10k | LFO to Speed pot; MXR 7.5k; read from the schematic by eye | |
| Capacitors 8 | ||||
| ×3 | .01uF | 10n | drawn '.01': input coupling and the two JFET gate caps; read from the schematic by eye | |
| ×1 | .01uF | 10n | drawn '.01': LFO integrator; read from the schematic by eye | |
| ×2 | .047uF | 47n | drawn '.047': phase-shift caps; MXR .05; read from the schematic by eye | |
| ×1 | .047uF | 47n | drawn '.047': output coupling; MXR .05; read from the schematic by eye | |
| ×1 | 10uF | 10u | drawn '10', electrolytic, bias filter; read from the schematic by eye | |
| ×1 | 10uF | 10u | drawn '(10)', electrolytic supply filter, MXR only (open in the DOD); read from the schematic by eye | |
| ×1 | .05uF | 50n | drawn '(.05)', MXR only (open in the DOD), between JFET bias line and LFO line; read from the schematic by eye | |
| ×1 | 4.7uF | 4.7u | drawn '4.7', electrolytic, LFO; MXR 10; read from the schematic by eye | |
| Diodes 1 | ||||
| ×1 | 1N5230 | 1N5230 / 4V7 | zener, bias reference; read from the schematic by eye | |
| Transistors 1 | ||||
| ×2 | MI 113 926 | MI 113 926 | JFET; MXR uses 2N5952; read from the schematic by eye | |
| ICs 2 | ||||
| IC1 | TL072 | TL072 | input buffer and first phase stage; read from the schematic by eye | |
| IC2 | TL072 | TL072 | second phase stage and LFO; read from the schematic by eye | |
| Potentiometers 1 | ||||
| Speed | 500k | 500k | Potentiometer | read from the schematic by eye |
| Trimmers 1 | ||||
| Trimpot | 100K | 100k | JFET bias trim; MXR 250k; read from the schematic by eye | |